

line 11, cancel "is or";
line 12, change "timings" to --timing--;
line 13, change "a" to --the--;
line 15, change "timings" to --timing--;
line 16, change "a" to --the--;
line 17, change "a" to --one-- and cancel "is or";
line 18, change "timings" to --timing--;
line 23, change "timings," to --timing,--;
line 28, change "a" to --an exemplary-- and cancel
"example".

Page 20, line 2 after "clock" insert --signal--;
line 3, change "of" to --to--;
line 4, change "disposed for" to --utilized as--;
line 18, change "1-chip" to --one-chip--, change "2-
chip" to --two-chip--, and change "4-chip" to --four-chip--;
line 22, after "counters" insert a comma.

Page 21, line 5, after "minimized" insert a comma and cancel
"there is attained an effect that".

IN THE CLAIMS:

Cancel claims 1-7 and substitute the following:

cm 1. A graphic processing apparatus comprising:
P1 memory means, including a plurality of memory
locations in an array of columns, having corresponding column
addresses, and rows, having corresponding row addresses, for
5 storing data;
P1 data processing means for specifying a row
address in said memory means for retrieval of data from the

23

memory locations at the different column addresses within the specified row of memory ^{locations} ~~locations~~ and processing of the retrieved data to generate graphic signals;

memory control means;
a memory data bus having m lines and interconnecting the memory means and the memory control means to transmit m bits of data in parallel therebetween, where m is an integer; and

a processor data bus having n lines and interconnecting the data processing means and the memory control means to transmit n bits of data in parallel therebetween, where n is an integer and $n > m$;

said memory control means including storage means for temporarily storing data received serially on said memory data bus from memory locations at different column addresses of the memory means row corresponding with the specified row address, and transmitting the temporarily stored data in parallel on said processor data bus to said data processing means for processing thereof to generate graphic signals.

2. A graphic processing apparatus comprising:
memory means, including a plurality of memory locations in an array of columns, having corresponding column addresses, and rows, having corresponding row addresses, for storing data;

data processing means for specifying a row address in said memory means for writing of data in the memory

locations at the different column addresses within the specified row of memory locations;

- 10 *P1* memory control means;
L a memory data bus having m lines and inter-
connecting the memory means and the memory control means to
transmit m bits of data in parallel therebetween, where m is an
integer; and
- 15 *P1* a processor data bus having n lines and
interconnecting the data processing means and the memory control
means to transmit n bits of data in parallel therebetween, where
n is an integer and $n > m$;
- 20 *P1* ²² said memory ^{control} means including multiplexer means for
multiplexing data received in parallel on said processor data bus
into serial data and applying the serial data to said memory data
bus for writing thereof in memory locations at different column
addresses of the memory means row corresponding with the
specified row address.
- Hand
6/11/90*
- A2*

- 3*
-10. A graphic processing apparatus comprising:
- P1* memory means, including a plurality of memory
locations in an array of columns, having corresponding column
addresses, and rows, having corresponding row addresses, for
5 storing data;
- P1* data processing means for specifying a row
address of memory locations in said memory means for transfer of
a data word therewith;
- P1* memory control means;

10 ^{P1} a memory data bus having m lines and inter-
connecting the memory means and the memory control means to
transmit m bits of data in parallel therebetween, where m is an
integer; and

15 ^{P1} a processor data bus having n lines and
interconnecting the data processing means and the memory control
means to transmit n bits of data in parallel therebetween, where
n is a multiple of m;

^{P1}
20 said memory control means including counter
means, responsive to receipt on said processor data bus of a row
address specified by said processor means to specify an n-bit
data word in said memory means, for successively generating n
column addresses, applying the received row address and m of the
generated column addresses on said memory data bus to transfer
data between said memory means and said data processor means,
25 with the data transfer including transfer of m bits of data in
parallel between said memory means and said memory control means,
and transfer of n bits of data between said memory control means
and said data processor means.

⁴
-11. A graphic processing apparatus comprising:

^{P1}
5 memory means, including a plurality of
memory locations in an array of columns, having corresponding
column addresses, and rows, having corresponding row addresses,
for storing pixel information;

^{P1}
data processing means for specifying addresses of
memory locations in said memory means for retrieval of pixel

information therefrom and processing of the retrieved pixel
information to generate graphic signals;

10 P1 memory control means coupled to said memory means
and said data processing means for retrieving pixel information
from said memory means and applying the retrieved pixel
information to said data processing means for processing thereof;
and

15 P1 output means connected to said memory control
means for outputting processed pixel information to generate
graphics.

4 25
-12. A graphic processing apparatus as claimed in claim
11, wherein the pixel information comprises multi-bit pixel
information units corresponding to one pixel.

4 6
-13. A graphic processing apparatus as claimed in claim
11, wherein the pixel information comprises pixel information
units, and wherein said memory control means includes means for
selecting the number of bits in each pixel information unit.

4 1
-14. A graphic processing apparatus as claimed in claim
11, wherein said memory control means includes storage means for
temporarily storing pixel information retrieved from said memory
means.

4 8
-15. A graphic processing apparatus comprising:
P1 memory means, including a plurality of memory
locations in an array of columns, having corresponding column

addresses, and rows, having corresponding row addresses, for
5 storing data;

P1 data processing means for specifying a row
address in said memory means for transfer of data between the
data processing means and the memory locations at the different
column addresses within the specified row of memory locations;

10 *P1* memory control means;

L a memory data bus having m lines and inter-
connecting the memory means and the memory control means to
transmit m bits of data in parallel therebetween, where m is an
integer; and

A 15 *P1* a processor data bus having n lines and
interconnecting the data processing means and the memory control
means to transmit n bits of data in parallel therebetween, where
n is an integer and $n > m$;

P1 20 ²² said memory control means including storage means
for temporarily storing data received on said memory bus from
memory locations at different column addresses of the memory
location row corresponding with the specified row address and
transmitting the temporarily stored data in parallel on said
processor data bus to said data processing means for processing
25 thereof, and multiplexer means for multiplexing data received in
parallel on said processor data bus into serial data and applying
the serial data to said serial memory data bus for writing
thereof in memory locations at different column addresses of the
memory location row corresponding with the specified row
30 address. *44*